Damage of light-emitting diodes induced by high reverse-bias stress

N. C. Chen¹, Y. N Wang¹, Y. S. Wang², W. C. Lien¹, and Y. C. Chen¹,

¹Institute of Electro-Optical Engineering, Department of Electronic Engineering, Chang Gang University, Tao-Yuan, 333, Taiwan, ROC
²Department of Electro-physics, National Chiao Tung University, Hsinchu, 300, Taiwan, ROC
*Corresponding author. Tel +886 03 2118800-5951; fax: +886 03 2118507
E-mail address: ncchen001@mail.cgu.edu.tw (N.C. Chen)

Abstract

The ability of a nitride light-emitting diode (LED) to withstand electrostatic discharge (ESD) is important because of the insulating property of the sapphire substrate. Therefore, damage caused by ESD to a nitride LED is a valuable subject. However, damage is caused by ESD in a very short period, so monitoring its evolution is very difficult. Accordingly, ESD experiments are performed and the effects of a high reverse current (HRC) on devices are investigated. Damage caused by ESD and HRC and their other effects on devices are compared. Four distinct effects of the ESD on devices are illustrated.

Keywords: A1. Defects; A3. Metalorganic chemical vapor deposition; B3. Light emitting diode; High reverse-bias; Electrostatic discharge
1. Introduction

Since the successful commercialization of GaN-based light-emitting diodes (LED), GaN-based LEDs have been applied extensively in several different fields [1-6]. Comparing to the previously extensively used devices such as GaAsP, AlGaAs or AlGaInP LEDs that are grown on lattice-matched conducting substrates, most GaN-based LEDs are heteroepitaxially grown on lattice-mismatched insulating substrates. Thus, GaN-based LEDs have many unique characteristics that arise from the substrates, such as lateral current spreading, a high density of dislocations, lattice mismatch, thermal mismatch and others. In particular, in a-low humidity environment, since the substrate is an insulator, static charge created in the device during process is easily accumulated over a very long period. When these accumulated charges are eventually released, the device may be damaged or destroyed. Accordingly, GaN-based LEDs are more sensitive to electrostatic discharge (ESD) than others, similar devices [7-9]. Although some investigations have established that the sensitivity of the device to ESD can be efficiently suppressed [10-14], since breakdown by ESD occurs in a very short period, its progress can not be effectively monitored and the mechanism of failure due to ESD is more difficult to study than are other properties. Hence, a more controllable method of producing similar ESD effects on the devices is helpful. In this study, in addition to the ESD test procedure, a high reverse current (HRC) was applied to the devices to simulate charge release in an ESD test. Damage caused by both methods was compared and significant conclusions were drawn.

2. Experiment

Multiple InGaN quantum-well (MQW) LED structures were grown on 2-inch c-plane sapphire substrates by low-pressure metal organic chemical vapor deposition
Trimethylgallium (TMGa), trimethylaluminum (TMAI), trimethylindium (TMIn), ammonia (NH$_3$), SiH$_4$ and biscyclopentadienylmagnesium (Cp$_2$Mg) were used as the precursors for Ga, Al, In, N, Si and Mg, respectively. The wafer structures comprised in order a low-temperature-grown nucleation layer, a 2.7µm-thick undoped GaN layer grown at 1050 °C, a 2.5µm-thick n-type Si-doped GaN layer also grown at 1050 °C, eight pairs of quantum wells, consisting of 3nm InGaN/12nm GaN grown at 800 °C and a p-type Mg-doped GaN layer grown at 960 °C. These wafers were then processed into LED chips for further study. The ESD was simulated using a Model 910 electrostatic discharge simulator from Electro-Tech Systems, Inc., which meets all of the testing requirements specified in Mil-Std-883E, Method 3015.7, ESD-S5.1 and JEDEC TEST METHOD A114.A for human body model of the ESD from personnel and ESD-S5.2 for machine model of the ESD from machines. The HRC was forced using Keithley 2430 source-meter unit; and the effects of ESD and HRC on the devices were examined using an Agilent E5270 modular source-monitoring unit.

3. Results and discussion

Since the devices studied herein are only slightly sensitive to the human body mode and the forward machine mode up to the highest voltage of the simulator, only the reverse machine mode is studied. Figure 1 plots the effect of gradually increasing the voltage of the ESD on the current-voltage (I-V) curves of a chip. At under 650V, the reverse leakage current was even smaller than that without ESD stress, indicating that some leakage paths were obstructed by the discharge. Since the reverse leakage current in GaN-based LEDs that were heteroepitaxially grown on sapphire substrate is mostly associated with the tunneling of carriers through the dislocations [15], and the density of these dislocations was completely set by the crystal growth, the ESD
reduced the conductivity of the dislocations for leakage current. As the ESD voltage was increased to 700V, the leakage current increased by three to five orders of magnitude. Accordingly, this device had been damaged by the ESD at 700V. Further applying 700V ESD to the device again further increased the leakage current, and the device exhibited an unstable behavior. The hollow circles in Fig. 1 represent the I-V curve measured immediately following the second 700V ESD stress. Although the leakage current was very large, the device still glowed under forward bias. However, when the I-V measurements were repeated, the device behaved like a resistor and was thoroughly destroyed. These observations indicate that some unstable charge states were present in the dominant leakage paths after the ESD stress was applied and blocked the leakage current. When these unstable charging states were eventually removed, the leakage paths were very highly conductive. Therefore, instead of forming the non-radiative recombination current, all forward current flowed through the pn junction via these leakage paths, and so explaining why the device behaved like a resistor.

Details about the leakage paths and the unstable charging states need further been studied. Nevertheless, the instability of the charging states and the unreproducibility of the I-V curve discourage the drawing of a reliable conclusion directly from the ESD experiments. However, the charge accumulated in the capacitor of the ESD simulator should reversely pass through the pn junction of the device when discharging. Some damages caused by the ESD should be related to the high reverse current. Hence, the effects of the HRC on the devices were examined. The inset in Fig. 2(a) shows the voltage-time relation of a device under -0.5mA HRC stress. The voltage was decreased from -45 to -41 V after 40s of stress, indicating that HRC made the leakage paths in the device leakier. Similar effects were also observed in Fig. 2(a),
which plots I-V curves of a chip that has been stressed by HRC that was increased from -0.5mA to -20mA in steps that were each held for about 40s. The leakage current increased with the stressing reverse current. At HRC = -20mA, the device was destroyed. Therefore, the conductivity of the dislocations, the predominant leakage paths in GaN-based LEDs, was enhanced by the HRC. Figure 2(b) further shows the I-V curves of a device stressed at -5mA for various durations. Before 35 minutes had passed, the leakage current monotonically increased. When 68 min 20s had passed, the I-V curve of 68min 20s seemed to be slightly unstable. This observation indicated that some unstable charge states were present in the dominant leakage paths after the HRC was applied. However, after 68 min 20s, the device was destroyed. Since the stress current was constant, damage caused by HRC were accumulated and caused a latent damage.

When the device was subjected to a HRC, a curious phenomenon was also found: the device dimly glowed under the HRC, as shown in Fig. 3. Since the device is under strong reverse bias, this light should be resulted from the impact ionization and carrier recombination in the active layer [16]. These light spots further indicate the location of the reverse leakage current, and show that the leakage paths are randomly distributed and relate to the crystal defects that thread through the active layer. Accordingly, dislocations are the most likely causes of the leakage paths. The density of the light spots gradually increased; some spots may become brighter, and the other spots may become darker under stress until the device was suddenly failed. These observations show that the conductivity of the leakage paths was gradually increased by the HRC and the fluctuation of the conductivity between these leakage paths results in brightness competition among these spots. However, when the conductivity of some paths became very large, the voltage substantially decreased and the device
ESD and HRC not only caused electrical damage but also destroyed the morphologies of the devices. Figure 4(a) shows the photograph of a chip after 700 V ESD stress had been applied and a burst void had formed on the device. The chip that was damaged by HRC, shown in Fig. 4(b), also shows the similar void. Since these voids were mechanical defects, the mechanical stress was very high and concentrated near these locations before these voids were formed. This concentrated stress is related to the aforementioned randomly distributed leakage paths with fluctuating conductivities. When the conductivity of one leakage path sufficiently overwhelms that of the others, most of the current is concentrated on that most conductive path. Accordingly, the concentrated thermal power that accompanies the concentrated current exerts a concentrated stress around the leakage path by thermal expansion.

4. Conclusion

In conclusion, four distinct effects of the ESD on devices are found: (1) Suppression of the conductivity of the leakage paths in the initial stage of ESD stress. (2) Existence of unstable charging states in the predominant leakage paths when ESD seriously damages the device. (3) Increase in conductivity of the leakage paths. (4) Formation of burst voids on the device. These effects are further studied by performing the HRC experiments. Since effect (1) is not found in the HRC experiments, it resulted from the high voltage of the ESD. In the HRC experiments, the leakage current of the device was randomly distributed. Accordingly, dislocations were the predominant leakage paths. The conductivity of the leakage paths was increased by the large leakage current that flowed through them. Thus, effect (3) is caused by the flow of charge through the leakage path during ESD, and the effect can
be accumulated and has a latent damage. Effect (4) is caused by the highly concentrated discharging power, which accompanies the highly concentrated discharging current, and is a effect of the ESD on power.

Acknowledgments

The authors would like to thank the National Science Council of the Republic of China, Taiwan, for financially supporting this research.
REFERENCES

**Figure Captions**

Fig. 1  Effects of sequentially increasing electrostatic discharge (ESD) voltages on current-voltage curves. All curves were obtained from the same device.

Fig. 2  (a) Effects of sequentially increasing high reverse current (HRC) on current-voltage curves. All curves were obtained from the same device and the stress time for each HRC was 40s. Inset plots voltage-time curve of this device during -0.5mA HRC stress. (b) Effects of duration of HRC stress on current-voltage curves. Stress current is -5mA.

Fig. 3  Image of device under high reverse current stress. Light spots are randomly distributed on device and correspond to leakage paths.

Fig. 4  (a) Image of device damaged by a 700V electrostatic discharge. (b) Image of device damaged by high reverse current. Burst voids are observed on both devices.
Fig. 1

Voltage (V)
-30 -25 -20 -15 -10 -5 0 5

Current (A)
10 -10 10 -9 10 -8 10 -7 10 -6 10 -5 10 -4 10 -3 10 -2 10 -1

Legend:
- Fresh
- ESD -500V
- ESD -600V
- ESD -650V
- ESD -700V
- ESD -700V
- Destroyed
Fig. 2

(a) Voltage (V)
-30 -25 -20 -15 -10 -5 0 5

Current (A)
10 -10 10 -9 10 -8 10 -7 10 -6 10 -5 10 -4 10 -3 10 -2 10 -1

Time (Sec)
0 10 20 30

(b) Voltage (V)
-45 -44 -43 -42 -41

Current (A)
-20mA -10mA -8mA -7mA -5mA -0.5mA

Fresh

Destroyed
68 min 20 sec
35 min
15 min
200 sec
40 sec
Fresh
Fig. 4